

CLAIMS

- 1 1. A wireless transceiver device, comprising:
2 modulation circuitry for modulating and demodulating
3 signals that are transmitted over the airwaves;
4 frequency conversion circuitry for up converting and
5 down converting between radio frequency signals and baseband
6 frequency signals;
7 digital-to-analog conversion circuitry for converting
from analog to digital and from digital to analog;
 a radio controller; and
 baseband processing circuitry including a first in,
first out memory structure for storing addresses for
accessing data blocks.
- 2 2. The wireless transceiver of claim 1 further
3 including a plurality of command blocks formed within a
4 memory structure, which command blocks include addresses of
data blocks stored within random access memory.
- 1 3. The wireless transceiver of claim 2 wherein the
2 first in, first out memory structure includes pointers that
3 define addresses of the command blocks.

1 4. The wireless transceiver of claim 2 further
2 forming a memory portion for storing an indicator for
3 indicating whether a command block is in use.

1 5. The wireless transceiver of claim 1 wherein the
2 modulation circuitry includes GFSK modulation and
3 demodulation circuitry.

1 6. The wireless transceiver of claim 1 wherein the
2 frequency conversion circuitry converts directly between RF
3 and baseband.

```

1       7.  A method for storing and transmitting data,
2 comprising:
3     storing a data block in random access memory; and
4     storing a pointer that corresponds to the data block in
5 a first in, first out memory structure.

```

1 8. The method of claim 7 wherein the pointer
2 comprises an address of a command block.

9. The method of claim 8 further including the step of storing an address of the data block in the command block.

10. The method of claim 9 further including the step of setting a signal in a defined memory location, which signal indicates that the address in the command block is for data that has yet to be successfully transmitted and therefore that the command block is busy.

11. The method of claim 10 wherein an address for a data block is only stored in a command block if an indicator reflects that the command block does not contain the address of a data block that has yet to be successfully transmitted.

1 22. The memory structure of claim 17 wherein the first
2 in, first out memory structure defines a plurality of first
3 in, first out memory blocks wherein each first in, first out
4 memory relates to data blocks that are to be transmitted to
5 a particular device.

1000897-110904
T0307 2/23/00